



Unprecedented Efficient Graph Analytics

Shekhar Borkar (PI), Matt Radevic (Qualcomm); Rishi Khan (Extreme Scale Solutions)



Architectures Thrust: Hierarchical Identify Verify Exploit (HIVE)

Program Goals and Value Proposition


PERFORMANCE	10 GTEPs / Node	PROCESSING EFFICIENCY	100X in Hardware 10X in Software 1000X TOTAL
ENERGY EFFICIENCY	0.5 GTEPs / W 2 nJ / TE		
MEMORY EFFICIENCY	90% both, random & sequential accesses		
DEMONSTRATION	16 nodes 160 GTEPs system	SCALABILITY	Beyond 16 nodes to Tera TEPs

Scalable 160 GTEPs system, consuming < 320 Watts

Enabling technologies for data analytics with unprecedented efficiency

Challenges: 160 GTEPs @ 320 W


Compute



DRAM



Interconnect



Investigation priorities: (1) Intra-node data movement, (2) Interconnect, (3) Compute




Memory Subsystem

- Intelligent memory controllers to improve data movement efficiency
- Fine-grain management
- Optimized data layout—HW/SW co-design with data analytics application


Interconnects

- Hierarchical & heterogeneous
- Hi Radix interconnect scheme with right balance
- Right balance of Electrical and Optical

Workload Simulations & Analysis




HIVE Goals Compared to Graph-500 (Q4-2016)



Goals are even harder considering Graph-500 is probably not a good representative

System Architecture



Simulated Performance, Energy, Power



This research was developed with funding from the Defense Advanced Research Projects Agency (DARPA). The views, opinions and/or findings expressed are those of the author and should not be interpreted as representing the official views or policies of the Department of Defense or the U.S. Government.

Distribution Statement A – Approved for Public Release, Distribution Unlimited



THE ELECTRONICS RESURGENCE INITIATIVE

Determine optimum Frequency, Memory BW, Latency, and Interconnect characteristics