



Advanced Devices, Packaging and Materials Research Center

U. of Notre Dame: Suman Datta (Director), Patrick Fay, Michael Niemier

U. of California: Sayeef Salahuddin, Jeffrey Bokor, Ramesh Ramamoorthy, Andrew Kummel, Subramanian Iyer, Umesh Mishra

Stanford: Eric Pop, H.-S. Philip Wong

Georgia Tech: Arijit Raychowdhury, Madhavan Swaminathan

UT Dallas: Kyeongjae Cho

U. of Minnesota: Jianping Wang

Purdue: Supriyo Datta, Peide Ye

Cornell: Darrell Schlom


U. of Colorado: Steve George

Arizona State U.: Shimeng Yu



JUMP: Applications and Systems Driven Center for Energy-Efficient Integrated NanoTechnologies (ASCENT)

Grand Challenge in Semiconductor Industry



Era 1: Classical geometric scaling era (1997-2004)

Era 2: Equivalent scaling era (2005 – 2016)

Era 3: Hyper-scaling era (2017 – beyond)

ASCENT Center

Theme 1 Vertical CMOS	Theme 2 Beyond CMOS	Theme 3 Heterogeneous Integration Fabric	Theme 4 Merged Logic-Memory Fabric	Sponsors
Darrell Schlom (LEAD) Cornell Kyeongjae Cho UT Dallas Steve George U. Colorado Andrew Kummel UC San Diego Eric Pop Stanford	Ramesh Ramamoorthy (LEAD) UC Berkeley Jeff Bokor UC Berkeley Supriyo Datta Purdue Sayeef Salahuddin UC Berkeley J.P. Wang U. Minnesota	Arijit Raychowdhury (LEAD) Georgia Tech Suman Datta Notre Dame Subu Iyer UCJA Umesh Mishra UC Santa Barbara Madhavan Swaminathan Georgia Tech Peide Ye Purdue	H.-S. Philip Wong (LEAD) Stanford Suman Datta Notre Dame Mike Niemier Notre Dame Shimeng Yu Arizona State	SRC DARPA NIST Analog Devices ARM Limited EMD Performance Materials IBM Corp. Intel Corp. Lockheed Martin Corp. Micron Technol. Northrop Grumman Raytheon Samsung TSMC

Vertical CMOS

Enable hyper scaling by stacking logic and memory layers in the vertical dimension with ultra-dense connectivity

Beyond CMOS

Combine logic and memory functions and operate spintronic units near thermodynamic limit


Multi-function Heterogeneous Fabric

Combine the best of chip technologies and design IPs into a heterogeneous microsystem by tiling dielets together on an ultra-dense and energy-efficient interconnect fabric

Merged Logic-Memory Fabric

Leverage innovations in vertical 3D memory technologies to create merged logic-memory fabrics to accelerate cognitive and secure computing workloads

Theme 1: Vertical CMOS




Why Vertical CMOS:

Reduce interconnect bottleneck and increase # gates/mm².

Challenges:

Protect bottom layer transistors, align top layer with bottom layer, low resistivity inter-layer vias, thermal management, and cost of layering logic and memory in a single die.

Theme 2: Beyond CMOS




Why Beyond CMOS:

Non-volatile, ultra-high speed, unlimited endurance, energy dissipation approaching thermodynamic limit.

Challenges:

Low voltage (100mV) driven manipulation of magnetic information, convert magnetic information into voltage signal of 100mV, switch magnetic order at 10s of picosecond, and low current driven manipulation of magnetic memory.

Theme 3: Heterogeneous CMOS




Why Heterogeneous Integration:

PCB ultimately limits size, weight, area, performance of microsystems, and silicon IP reuse.

Challenges:

Fine pitch interconnect, micro-aligned integration of functionally, technologically diverse ICs on a universal substrate, reach 2um interconnect spacing and <50 um die to die spacing, and achieve aggregate data transfer rate of 1Tb/s/mm at < 0.1pJ/bit.

Theme 4: Merged Memory Logic



Why Merged Memory Logic Fabric:

Data centric workloads are limited by memory access and memory density.

Challenges:

Synaptic memory with multiple discrete and non-volatile conductance states that are linearly tunable using consecutive voltage pulses, associative and content based memories with built-in local compute features, cross-layer benchmarking platform to evaluate emerging neuromorphic devices and circuits

